Re: New computation method which could endanger used cryptosystems (?)




Such loop will be stable if it has found a solution (which can be
transferred out).
If there would be a clock, in each cycle there would be checked one
input.
If not, it's no longer classical computer: while removing the clock/
synchronization we are destroying the order and releasing all it's
statistical, quantum properties to make what physics do the best:
solve its partial differential equations. Now it became continuous and
so it can go with energy gradient to some local minimum, but the only
local minimals are stable states (solutions). Every other is extremely
unstable - electron fluid won't rest until it find a solution. The
statistics, differences between propagation times will create
extremely fast chaotic search for it.

Sounds like absolute non-sense. The clocking really means nothing, you can
build complicated systems without a clock. What means everything is the
propogation delay through the logic gates (because of it, clocks are used to
sync). There is no way you can cycle the input and put input to output
without some finite delay, and the maximum clock speed would be set very
very close to this delay, so the advantage of not having a clock would be
almost zero, as the propogation delay would still exist. The time it took to
reach a steady state would match the time of a clocked conventional computer
system, so long as the clocking was done right at the same speed as
propogation delay. Any talk about 'quantum' computing is complete non-sense
at the moment.


.



Relevant Pages

  • Re: 6510 to ?????
    ... Jim Brain writes: ... |> The problem with this solution, is that the propogation delay for the ... the VIC-II starts taking over the busses. ... The solution was to stretch the clock whenever the sound- ...
    (comp.sys.cbm)
  • Re: Stepper motor driver with less noise?
    ... sense reference that had slope opposite to the motor current ... each cycle, there were clear current limit signal crossings ... At the beginning of each clock cycle, the the reference voltage is compared to the amplified current measurement, and if the current is less than the reference, the output switch is turned on, till the current exceeds the reference, at which time the switch is turned off. ...
    (sci.electronics.design)
  • Re: Is this phase accumulator trick well-known???
    ... a 50% duty cycle clock. ... and wanted to try a phase accumulator technique instead of a simple divider. ... save an adder. ...
    (comp.arch.fpga)
  • Re: Stepper motor driver with less noise?
    ... once I increased the clock frequency ... sense reference that had slope opposite to the motor current ... each cycle, there were clear current limit signal crossings ... At the beginning of each clock cycle, the the reference ...
    (sci.electronics.design)
  • Re: Q: lpc921 compatiblity with 8051?
    ... > now, this two chips have different clocks per cycle, as I understood, ... timers are based on the input clock without any changes to a standard ... delay loops that are based on execution speed. ...
    (comp.arch.embedded)