Re: New hash contest by NIST, similair to AES competition

According to Jean-Luc Cooke <jlcooke@xxxxxxxxxx>:
Other than that 1 beef, Whirlpool is my choice.

It's quite slow, however. NESSIE clocked the reference implementation
at 113 cycles per input byte on Pentium III, which is very slow.
Performance can probably be improved to some great extent, but I doubt
it will come below, say, 50 clock cycles per input byte. By comparison,
on the same hardware, MD4 is below 5 clock cycles, SHA-1 achieves about
10, and, more to the point, AES encryption can run below 20 cycles per
byte. It is not usual for the hash part of a encrypt-and-MAC system to
be the bottleneck.


--Thomas Pornin
.

Relevant Pages

  • Re: anybody interested in math on Big Numbers
    ... > GMP uses real clock cycles, ... how many clock cycles are in a software cycle? ... I just want a number that I can compare with GMP, ...
    (sci.crypt)
  • Re: Serial communication with Infineon C167 (Tasking Compiler)
    ... For 40 Mhz I expect a single cycle instruction in 25nS. ... cycle at 40 MC becouse the flash access time is 50nS. ... Now the instruction needs obviously 7 clock cycles to ...
    (comp.arch.embedded)
  • Re: hobby project - 16 bit digital audio mixer using m68k
    ... how many clock cycles are required by average instructions. ... I would suggest using some more modern processor requiring less ...
    (comp.arch.embedded)
  • Re: clock cycle calculations
    ... I am trying to calculate clock cycles per instructions by running the ... Perhaps you want to use these numbers to compute the total execution time of some longer sequence of instructions, by adding up the number of cycles for each instruction in the sequence? ...
    (comp.arch.embedded)
  • Re: 8051 architecture
    ... The original 8051 took 12 cycles. ... design philosophies from traditional to soft cores fro ASICs. ... their internal timing is different. ... Some do run in 2 clock cycles per machine state. ...
    (comp.arch.embedded)