Re: Blockcipher >256 bit (for hardware implementation)
- From: "Luc The Perverse" <sll_noSpamlicious_z_XXX_m@xxxxxxxxxx>
- Date: Tue, 23 Jan 2007 18:07:35 -0800
"Mike Amling" <spamonly@xxxxxxxxxxx> wrote in message
news:ep62ts$a4@xxxxxxxxxxxxxxxxxxxxxxxxxx
jetmarc@xxxxxxxxxxx wrote:
A DES-like algorithm would be perfect, but there's no published 320bit
wide variant (and I can't come up with secure SBOX values myself). RC5
is configurable for the blocksize, but implementating a 320-bit
barrelshifter is very costly. I might come up with an AES variant for
the blocksize (Rijndael specifies 128/192/256 bit blocks), but the FPGA
implementation will be either slow or large (replicated SBOXes).
Do you have a suggestion for me? What other blockcipher could I
consider?
Two iterations of Rijndael with block size 192 bits, with code-stealing
to get the block size down to 320.
I was about to make several uneducated responses - instead, could someone
explain what code stealing is?
--
LTP
:)
.
- Follow-Ups:
- Re: Blockcipher >256 bit (for hardware implementation)
- From: Kristian Gjøsteen
- Re: Blockcipher >256 bit (for hardware implementation)
- References:
- Blockcipher >256 bit (for hardware implementation)
- From: jetmarc
- Re: Blockcipher >256 bit (for hardware implementation)
- From: Mike Amling
- Blockcipher >256 bit (for hardware implementation)
- Prev by Date: Re: Blockcipher >256 bit (for hardware implementation)
- Next by Date: Encrpytion software
- Previous by thread: Re: Blockcipher >256 bit (for hardware implementation)
- Next by thread: Re: Blockcipher >256 bit (for hardware implementation)
- Index(es):
Relevant Pages
|