Re: High Bandwidth Mixing Cipher Chips
From: Jan Panteltje (pNaonStpealmtje_at_yahoo.com)
Date: Fri, 28 Oct 2005 14:31:15 GMT
On a sunny day (28 Oct 2005 07:04:22 -0700) it happened email@example.com
wrote in <firstname.lastname@example.org>:
>One low cost development tactic is to bundle an FPGA with an embedded
>processor. Now do you want to use 1.6M gate parts or the smaller
>This is analogous to saying "we can always throw more cycles at it".
I am not 100% sure I understand what you are trying to say.
Some things are easier to program in normal sequential code, and, depending
on the application, you may or may not need a lot of 'free configurable
In those cases where the FPGA is not non-volatile (like for example the Actel
FLASH ones), you will need an external ROM (or something for configuration
data) and perhaps a processor ./ microcontroller (FLASH ) anyways, so it
is the hardware designers option to select the best / cheapest configuration.
Ain't no telling really, you can have an FPGA card in the PC....
All I was pointing out is that the number of gates is quite high these days,
and will only increase.
That allows one to 'unroll' any loops in the crypto hardware.. good stuff!
Do everything in one clock!
And the clock speeds go up too.
Usenet Zone Free Binaries Usenet Server
More than 140,000 groups
http://www.usenetzone.com to open account