Cyclone: A Safe Dialect of C

From: aleph1@securityfocus.com
Date: 05/24/02 

Date: Fri, 24 May 2002 12:28:20 -0600
From: aleph1@securityfocus.com
To: secpapers@securityfocus.com

Cyclone: A Safe Dialect of C
Trevor Jim, Greg Morrisett, Dan Grossman, Michael Hicks, James Cheney,
and Yanling Wang. USENIX Annual Technical Conference, Monterey, CA, June 2002.

Cyclone is a safe dialect of C. It has been designed
from the ground up to prevent the buffer overflows,
format string attacks, and memory management errors
that are common in C programs, while retaining
C's syntax and semantics. This paper examines
safety violations enabled by C's design, and shows
how Cyclone avoids them, without giving up C's
hallmark control over low-level details such as data
representation and memory management.

http://www.research.att.com/projects/cyclone/papers/cyclone-safety.ps
http://www.research.att.com/projects/cyclone/papers/cyclone-safety.pdf
http://www.research.att.com/projects/cyclone/papers/cyclone-safety.dvi 

-- 
Elias Levy
SecurityFocus
http://www.securityfocus.com/
Si vis pacem, para bellum

Relevant Pages

  • Re: Cyclone: A Safe Dialect of C
    ... > Cyclone: A Safe Dialect of C ... > safety violations enabled by C's design, ... > representation and memory management. ...
    (SecProg)
  • Re: Actel IGLOO FPGA has lower power consumption then Xilinx Coolrunner-II CPLD?
    ... Max clock frequency: 33.3MHz ... I got bitten recently trying to convert a design from a Cyclone I to ... It was runing at 66MHz in the Cyclone I with reasonably tight IO ... with a project with NO timing issues at all, ...
    (comp.arch.fpga)
  • Altera, Cyclone III, PCI, LVCMOS, & 3.3V
    ... Under what circumstances, if any, can you use 3.3V VCCIO for PCI, with Cyclone 3 parts? ... LVTTL or LVCMOS signals connected to a Cyclone III must employ series termination. ... Other than reverting to Cyclone II or Xilinx devices for my current design, ...
    (comp.arch.fpga)
  • Re: mess around with supply voltage to cyclone III
    ... I have a Cyclone III FPGA. ... I want to create intentional glitches of this cyclone iii development ... What you are trying to do sounds like a very dangerous approach to design. ... glitches and supply variations (which will depend on the complexity of the ...
    (comp.arch.fpga)
  • Cyclone III and Quartus 7.2sp2
    ... Analysis and Synthesis for Cyclone III is SO slow.. ... about 30000 ALUTs was analysed and synthesed more than 12 hours and I ... The same design analysed and synthesed for Stratix II EP2S60 less than ... My computer is Intel Core Duo 2.40GHz and 2Gb of RAM. ...
    (comp.arch.fpga)