Re: [Full-disclosure] Cisco IOS Shellcode Presentation

From: Tim (tim-security_at_sentinelchicken.org)
Date: 07/29/05

  • Next message: Steve Friedl: "Re: [Full-disclosure] Cisco IOS Shellcode Presentation" 
    Date: Fri, 29 Jul 2005 16:06:58 -0400
To: "Andrew R. Reiter" <arr@watson.org>

    > :Intel screwed up their design of hyperthreading with caches, and as a
    > :result, local users can steal data from one another.
    >
    > Intel did? How's that? This cache issue has been a problem before at
    > different levels. You're stating that it's the CPU's job to determine
    > scheduling of what threads are running on the HTT enabled CPU. Do you
    > want another cache for each 'virtual' cpu? Sounds like you might just
    > want to go the next step and do a true MP system instead of virtual :).
    > I'd blame the OS scheduler before Intel with regards to this cache issue.

    I admit I am not expert on this issue. I merely brought it up to
    illustrate a point.

    However, let me ask you this (as I truly don't know): Did Intel
    advertize to OS makers that they should never allow two processes of
    different access rights to use the two virtual CPUs at the same time?
    If it wasn't documented, then it surely was their fault. If it was
    documented, then it really does cut down on the benefit of the feature.

    tim
    _______________________________________________
    Full-Disclosure - We believe in it.
    Charter: http://lists.grok.org.uk/full-disclosure-charter.html
    Hosted and sponsored by Secunia - http://secunia.com/

  • Next message: Steve Friedl: "Re: [Full-disclosure] Cisco IOS Shellcode Presentation"

    Relevant Pages

    • mptscsih: ioc1: attempting task abort! (sc=d6e8a980)
      ... CPU 2: Machine Check Exception: 0000000000000004 ... OEM ID: INTEL Product ID: Bridge CRB APIC at: 0xFEE00000 ... CPU: Trace cache: 12K uops, ... SCSI device sda: 287132440 512-byte hdwr sectors ...
      (Linux-Kernel)
    • [SLE] 9.0 pro install hangs on ide detection
      ... 00:1f.1 IDE interface: Intel Corp. 82801EB Ultra ATA Storage Controller ... CPU: Trace cache: 12K uops, ... PCI: PCI BIOS revision 2.10 entry at 0xf0031, ...
      (SuSE)
    • Re: Should an Intel CPU only be used with an Intel chipset...
      ... always preferred to have an Intel CPU paired up with an Intel ... chipset, and I'm seriously craving some Quad SLI. ... The larger the amount of cache size ...
      (comp.sys.ibm.pc.hardware.chips)
    • 2.4.22-pre10 ACPI kennel oops
      ... I'm getting a kernel oops on the intel woodruf P4 motherboard under ... cpu: 0, clocks: 1328876, slice: 664438 ... CPU: Trace cache: 12K uops, ... Intel machine check architecture supported. ...
      (Linux-Kernel)
    • Re: Dell vs. eMachines T6420
      ... I still maintain that Intel "Core Duo" chips are multicore, ... Allowing communication across the L2 cache limits the use ... Intel itself has admitted several things about its "Core Duo" philosophy: ... cannot see or communicate with each other...Intel itself admits it does ...
      (alt.sys.pc-clone.dell)